CBEA chip architecture explained

IBM has released some introductory info on a new chip architecture originally designed to alleviate memory latency issues in game consoles and other devices but with broader applications on the horizon. Called “Cell Broadband Engine Architecture (CBEA)” or just Cell, the new architecture combines a single Power Processor Element with mulitple (eight) Synergistic Processor Elements on a single-chip multiprocessor. The more detailed introductory information can be found in “Cell Broadband Engine Architecture from 20,000 feet”, by Dr. H. Peter Hofstee at IBM.

The Register also has a piece on the Cell.

Comments are closed.

The moderators and/or administrators of this weblog reserve the right to edit or delete ANY content that appears on the site. In other words, the moderators and administrators have complete discretion over the removal of any content deemed by them to be inappropriate, in full or in part.

Any opinions expressed on this site belong to their respective authors and are not necessarily shared by the sponsoring institutions or the National Science Foundation.

Any trademarks or trade names, registered or otherwise, that appear on this site are the property of their respective owners and, unless noted, do not represent endorsement by the editors, publishers, sponsoring institutions, the National Science Foundation, or any other member of the CTWatch team.

No guarantee is granted by CTWatch that information appearing in the Blog is complete or accurate. Information on this site is not intended for commercial purposes.