Cache Architecture

• Small high-speed memories with block access

• Divided into smaller units of transfer called lines

• Address indicates

  • Page number
  • Cache line
  • Byte offset

Previous slide

Next slide

Back to first slide

View graphic version