R10000 Architecture

• Superscalar with 5 pipelines

• Each pipeline has 7 stages

• Dynamic, out-of-order, speculative execution

• 32 logical registers

• 512 Entry Branch history table

• Hardware performance counters

Previous slide

Next slide

Back to first slide

View graphic version