Submitted by webmaster on
| Title | Power Management and Event Verification in PAPI |
| Publication Type | Conference Proceedings |
| Year of Publication | 2016 |
| Authors | Jagode, H., A. YarKhan, A. Danalis, and J. Dongarra |
| Conference Name | Tools for High Performance Computing 2015: Proceedings of the 9th International Workshop on Parallel Tools for High Performance Computing, September 2015, Dresden, Germany |
| Pagination | pp. 41-51 |
| Publisher | Springer International Publishing |
| Conference Location | Dresden, Germany |
| ISBN Number | 978-3-319-39589-0 |
| Abstract | For more than a decade, the PAPI performance monitoring library has helped to implement the familiar maxim attributed to Lord Kelvin: “If you cannot measure it, you cannot improve it.” Widely deployed and widely used, PAPI provides a generic, portable interface for the hardware performance counters available on all modern CPUs and some other components of interest that are scattered across the chip and system. Recent and radical changes in processor and system design—systems that combine multicore CPUs and accelerators, shared and distributed memory, PCI- express and other interconnects—as well as the emergence of power efficiency as a primary design constraint, and reduced data movement as a primary programming goal, pose new challenges and bring new opportunities to PAPI. We discuss new developments of PAPI that allow for multiple sources of performance data to be measured simultaneously via a common software interface. Specifically, a new PAPI component that controls power is discussed. We explore the challenges of shared hardware counters that include system-wide measurements in existing multicore architectures. We conclude with an exploration of future directions for the PAPI interface. |
| DOI | 10.1007/978-3-319-39589-0_4 |
File:
External Publication Flag:
