T3E

• Latency hiding features

  • Cache bypass
  • Streams
  • E-registers

• 6 queued Dcache misses/WBs to Scache

• Load/store merging

• 32/64 byte line Dcache/Scache

• 2 cycle/8-10 cycle hit Dcache/Scache

Previous slide

Next slide

Back to first slide

View graphic version