SGI Origin 2000

• MIPS R10000, 195Mhz, 5.1ns

• 64 Integer, 64 Floating Point Registers

• 4 Instructions per cycle

• Up to 2 Integer, 2 Floating Point, 1 Load/Store per cycle

• 4 outstanding cache misses

• Out of order execution

Previous slide

Next slide

Back to first slide

View graphic version