Memory Access
Programs should be designed for maximal cache benefit.
Stride 1 access patterns
Using entire cache lines
Avoiding re-use after first reference
Minimize page faults and TLB misses.
Previous slide
Next slide
Back to first slide
View graphic version