Cache Architecture

• Divided into smaller units of transfer called lines. (32-256B, 4-32 doubles)

• Each memory address is separated into:

  • Page number
  • Cache line
  • Byte offset

Previous slide

Next slide

Back to first slide

View graphic version