Memory Access
Programs should be designed for maximal cache benefit.
Stride 1 access patterns
Use entire cache lines
Reusing data as soon as possible after first reference
Also, we should minimize page faults and TLB misses. (code and dplace)
Previous slide
Next slide
Back to first slide
View graphic version