Issues in Performance
Brute speed (MHz and bus width)
Cycles per operation (startup + pipelined)
Number of functional units on chip
Access to Cache, RAM and storage (local & distributed)
Previous slide
Next slide
Back to first slide
View graphic version