Origin 2000 Access Times

• Register: 1 cycle

• L1 Cache Hit: 2-3 cycles

• L1 Cache Miss: 7-13 cycles

• L2 Cache Miss: ~60-200 cycles

• TLB Miss: > 60 cycles

Previous slide

Next slide

Back to first slide

View graphic version