

# A Standard for **Batched BLAS Routines**



### Science & Technolog Rutherford Appletor

University of

**∕∕ıcı** University of

## ABSTRACT

We propose an API for Batched Basic Linear Algebra Subprograms (Batched BLAS). We focus on multiple independent BLAS operations on small matrices that are grouped together as a single routine. We aim to provide a more efficient and portable library for multi/manycore HPC systems. We achieve 2x speedups and 3x better energy efficiency compared to vendor implementations. We also demonstrate the need for Batched BLAS and its potential impact in multiple application domains.

#### Batched BLAS: multiple independent BLAS operations on small DFFINITION matrices grouped together as a single routine



В С

RIAS



## PROPOSED SPECIFICATION

dgemm batch(

Batched Level 3
BLAS DGEMM
<b>Calling Sequence</b>

ION	The function arg	uments are reminiscent of the BLA	S standard.
enum	*transa,	Batched Level 2	dgemv_bat
enum	*transb,	BLAS DGEMV	
integer	*m,	Calling Sequence	
integer	*n,		
integer	*k,		
double	*alpha,		
double	**arrayA,		
integer	*lda,		
double	**arrayB,		
integer	*ldb,		
double	*beta,		
double	**arrayC,		
integer	*ldc,		
integer	batch_count,		
enum	batch_opts,		
integer	<pre>*info);</pre>		


Batched Level 2	dgemv_batch(	enum	*trans,
BLAS DGEMV		integer	*m,
Calling Sequence		integer	*n,
		double	*alpha,
		double	**arrayA,
		integer	*lda,
		double	**x,
		integer	*incx,
		double	*beta,
		double	**y,
		integer	*incy,
		integer	<pre>batch_count,</pre>
		enum	batch_opts,
		integer	<pre>*info);</pre>

Batched Level 1
BLAS DAXPY
Calling Sequence

daxpy_batch(	integer	*n,
	double	*alpha,
	double	**X,
	integer	<pre>*incx,</pre>
	double	**y,
	integer	<pre>*incy,</pre>
	integer	<pre>batch_count,</pre>
	enum	batch_opts,
	integer	<pre>*info);</pre>


### BATCHED BLAS PERFORMANCE

#### Batched Level 3 BLAS DGEMM Example



## APPLICATIONS OF BATCHED BLAS

#### Batched LAPACK DGETRF Example



## **TECHNOLOGIES**

Some of the technologies we may wish to utilize include:

OpenMP	CUDA	OpenCL
<ul> <li>Multicore</li> </ul>	<ul> <li>Fused Kernels</li> </ul>	
<ul> <li>Accelerators</li> </ul>	Multiple Streams	

#### Batched Level 2 BLAS DGEMV Example




#### Batched DAXPY Example

REFERENCES

July 12-16, 2015.


2015 as doi:10.1177/1094342014567546.

(available at https://bit.ly/batched-blas), March 2016



#### Astrophysical thermonuclear networks coupled to hydrodynamical simulations in explosive burning scenarios





A. Haidar, T. Dong, S. Tomov, P. Luszczek, and J. Dongarra, Framework for Batched and GPU- resident Factorization Algorithms Applied to Block Householder Transformations, ISC HPC, Springer LNCS, Frankfurt, Germany,

[2] A. Haidar, S. Tomov, P. Luszczek, and J. Dongarra, MAGMA Embedded: Towards a Dense Linear Algebra Library for Energy Efficient Extreme Computing, 19th IEEE High Performance Extreme Computing Conference (HPEC 2015), Best Paper Award, IEEE, Waltham, MA, September, 2015.

[3] A. Haidar, T. Dong, P. Luszczek, S. Tomov, and J. Dongarra. Batched matrix computations on hardware accelerators based on GPUs. International Journal of High Performance Computing Applications, first published on February 9,

[4] J. Dongarra, I. Duff, M. Gates, A. Haidar, S. Hammarling, N. Higham, J. Hogg, P. Lara, M. Zounon, S. Relton, and S. Tomov, A Proposed API for Batched Basic Linear Algebra Subprograms, UTK Computer Science Technical Report,

## **ADVANTAGES**

Nuclear network simulation

Titan Supercomputer at ORNL

(XNet benchmark)

• 150 x 150 matrices

• batch\_count = 100+

• 3x faster than MKL • 2x faster than MA48 factorization (HSL)

- More efficient and portable implementations
- HPC Numerical library for modern architectures
- Better hardware utilization and energy efficiency
- Encourages, as well as simplifies, community efforts to build higher-level algorithms on top of Batched BLAS

The specification is open for community discussion; we would welcome your comments: info@nlafet.eu

This material is based upon work supported in part by the European Union's Horizon 2020 research and innovation programme under the NLAFET grant agreement No 671633, the U.S. National Science Foundation under Grants No. CSR 1514286 and ACI-1339822, NVIDIA, and the U.S. Department of Energy.

мкі

MA48 MAGMA

SPEEDUP OF THE SOLVER FOR MATRIX SIZE 150

SPEEDUF